Design a ROM of size 64X8 bit in VHDL. Your ROM takes as input an address and a clock and output the content of the ROM at the corresponding input address on the rising edge of the clock. (2 Pts)