We have a combinational logic function that can be decomposed into three steps, each with the indicated delay, resulting in a clock speed of 2.7 GHz. Which of the following supports this setup?